Low Complexity Converter for the Moduli Set
\{2^n + 1, 2^n - 1\} in Two-Part Residue Number System

Shiva Taghipour Eivazi
Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran
taghipour@iaut.ac.ir

Received: 2019/06/01; Accepted: 2019/11/11

Abstract
Residue Number System is a kind of numerical systems that uses the remainder of division in several different moduli. Conversion of a number to smaller ones and carrying out parallel calculations on these numbers will increase the speed of the arithmetic operations in this system. However, the main factor that affects performance of system is hardware complexity of reverse converter. Reverse converters convert the resulted remainders to the conventional number system. In this paper an area efficient reverse converter is proposed for moduli set \{2^n + 1, 2^n - 1\} based on two-part RNS and mixed radix conversion algorithm. Selecting appropriate order of modulus and using well-known lemmas, leads to reduce the complexity of the proposed converter comparing to previous designs. To have an accurate comparison, both unit gate model and simulation in Xilinx 13.1 FPGA are used in this paper. The results of comparison indicate that the novel proposed reverse converter has improved the time complexity and area, while having almost same delay.

Keywords: Computer Architecture, High-Speed Arithmetic operations, Parallel Processing, R/B Converter, VLSI

1. Introduction

By referring[1], the residue number system (RNS) is a non-weighted system. RNS is based on a moduli set \{m_1, m_2, ..., m_n\} that consists of a set of some positive integers named modulus. A binary number \(X\) in this system can be represented as \(<x_1, x_2, ..., x_n>\) where \(x_i = X \mod m_i\). It is worth to note that the propagation of carry bits is completely omitted among different moduli in this system. Due to this advantage of RNS, this system can be used to reduce the complexity of calculations in many applications such as image encryption [2].

The effectiveness of RNS depends on many factors such as choosing the set of modulus. On the other hand, selection of a moduli set itself, is related to the simplicity and the speed of converter circuits[3].

To improve the efficiency of RNS, two-part representation is introduced in[4]–[6], which is based on dividing the number \(X\) to two separated parts with different moduli, as described in section 2. In section 3, the proposed reverse converter is presented for moduli set \(\{2^n + 1, 2^n - 1\}\) using Mixed-radix Conversion (MRC) and two-part RNS. The
hardware implementation of proposed converter is described in section 4. The performance of novel converter and previous circuits are compared in section 5 and finally, in section 6 the conclusion is presented.

2. Two-Part RNS

Considering an RNS system with moduli set \( \{2^n +1,2^n -1,2^n \} \), the two-part (hybrid) RNS representation for this moduli set has been introduced previously in [4], [5] which are combined form of RNS and binary system. Due to [4], in two-part representation, least significant \( n \) bits of \( X \), is considered in binary system and then \( 2n \) bits are left for RNS system, thus the set of moduli is reduced to \( \{2^n +1,2^n -1\} \) in RNS, thus according to (1) there are \( 3n \) bits in the dynamic range (DR) of this moduli set in this representation format.

\[
M = \prod_{i=1}^{n} m_i = (2^n +1) \times (2^n -1) \times 2^n = 2^{3n} -2^n
\]  

Previously two reverse converter have been introduced for this set based on two-part RNS in [4]and[5]. The reverse converter in[4], is based on Chinese Reminder Theorem (CRT) [7] and the converter in[5] is implemented using MRC[8], [9]. Two-part RNS is used in[6] to implement a reverse converter for moduli set \( \{2^n -1,2^{n+1} -1,2^n \} \).

Recently a reverse converter is proposed for moduli set \( \{2^{n+i},2^{n} -1,2^n +1\} \) [10]with flexible \( DR = 3n + p \cdot 1 \leq p < n \) for usual RNS, also in [11] a reverse converter is proposed for moduli set \( \{2^{n+i} -1,2^n -1,2^n\} \), both of these converters are based on CRT and designed for usual RNS. Two reverse converters for moduli set \( \{2^{n+i} -1,2^n -1,2^{n+1}\} \) are proposed in [12] that use MRC to design two different converters, \( 0 \leq k \leq n-2 \) and \( n-2 \leq k \leq n \) in usual RNS. Two reverse converters are presented for three moduli set \( \{2^{n+i} -1,2^{2n} -1,2^n -1\} \) in usual RNS [13], both of these converters are implemented via MRC and two-level RNS.

To reduce the complexity of reverse converter for moduli set \( \{2^n +1,2^n -1,2^n\} \), a novel converter is proposed in this paper which is based on MRC. According to selecting appropriate order of modulus and using well-known lemmas, the complexity of circuit is reduced.

3. Proposed Reverse Converter for moduli set \( \{2^n +1,2^n -1,2^n\} \) in two-part RNS

Because of using two-part representation, a reverse converter for the moduli set \( \{2^n +1,2^n -1\} = \{m_1,m_2\} \) is presented in this part to compute \( X(a) \). This number is obtained with the corresponding residue representation \( <x_1,x_2> \) using MRC, according to (2). Finally \( x_3 \) is concatenated to \( X(a) \) as \( n \)-bit low order bits similar to[5].

\[
X(a) = v_1 + v_2 m_1
\]  

Where
\[
v_1 = x_1
\]  

\[
v_2 = x_2
\]
\[ v_2 = (x_2 - x_1) \times \left| m_1^{-1}\right|_{m_2} \mid_{m_2} \]  

(4)

Note that \( \left| m_1^{-1}\right|_{m_2} \) is the multiplicative inverse of \( m_1 \) modulus \( m_2 \). According to (2)-(4), we have:

\[ X(a) = x_1 + (x_2 - x_1) \times \left| (2^n + 1)^{-1}\right|_{2^{n-1}} \times (2^n + 1) \]  

(5)

It is possible to simplify the equations and find the multiplicative inverse using the following lemmas [13].

**Lemma 1.** \(| a \circ b |_m = | a |_m \circ | b |_m |_m\)

**Lemma 2.** The residue of a negative residue number (-v) in moduli \( 2^n - 1 \) is the one’s complement of \( v \), where \( 0 \leq v < 2^n - 1 \).

**Lemma 3.** The multiplication of a residue number \( v \) by \( 2^n \) in moduli \( 2^n - 1 \) is performed by \( p \) bit circular left shift, where \( p \) is a natural number.

To calculate \( S \), using Lemma 1 we have:

\[ S = (x_2 - x_1) \times \left| (2^n + 1)^{-1}\right|_{2^{n-1}} \times (2^n + 1) \]  

(6)

\[ S_i \] is calculated using lemma 3.

\[ S_i = x_2 \times 2^{n-1} \mid_{2^{n-1}} \]

(7)

\( x_i \) has \( n+1 \) bits, therefore to use Lemmas 2 and 3, first we consider that \( x_i \) is zero, therefore:

\[ S_2' = \left( - x_i \times 2^{n-1}\right)_{2^{n-1}} = \left( 0 \times 2^{n-1}\right)_{2^{n-1}} = \bar{x}_{i_0} \bar{x}_{i_1} \bar{x}_{i_2} \ldots \bar{x}_{i_{n-1}} \]  

(8)

If \( x_i \) be one, considering the form of first moduli, all low order bits will be zero, therefore:

\[ S_2'' = \left( - x_i \times 2^{n-1}\right)_{2^{n-1}} = \left( 0 \times 2^{n-1}\right)_{2^{n-1}} = 0111 \ldots 1 \]  

(9)

Considering (8) and (9), \( S_2 \) will be computed as (10).

\[ S_2 = \left( x_{i_0} \oplus x_{i_1} \bar{x}_{i_0} \bar{x}_{i_1} \ldots \bar{x}_{i_{n-1}} \right) \]  

(10)

According to (5), to calculate \( X(a) \) we have:

\[ X(a) = x_1 + S \times (2^n + 1) = S \| S + x_i \]  

(11)
Where $\|$ denotes concatenation operation.

4. Hardware Implementation

The hardware implementation of proposed reverse converter is shown in Figure 1. As it is illustrated in this figure, an operand propagation unit (OPU1) is used to generate $S_1$ and $S_2$. According to (7) and (10), this unit involves one exclusive OR (XOR) and $n$ inverter gates, also the delay of this unit is equal to one XOR and one inverter. According to (6), to generate $S$, $S_1$ and $S_2$ are added using a modular adder $2^n - 1$. Thus, an $n$-bit carry propagate adder with end around carry (CPA with EAC) should be used [4]. Note that the delay of CPA with EAC is twice of the delay of a regular CPA, while having same hardware. Therefore to increase speed, the modularity of adder in (6) is discarded and will be postponed to $X(a)$ calculation in (13). Therefore a usual $n$-bit CPA is used in this part to generate $n$-bit $S'/s$ and carry out (Cout), thus it consists of one half adder (HA) and $n$-1 full adders (FA). Similar to [3] we have:

$$S = S' + Cout$$

According to (12), (11) can be rewritten as follows:

$$X(a) = x + S' + Cout \| S' + Cout = \begin{cases} S'_{\text{MSB}} & S'_{\text{LSB}} \\ 00...00 & x_{\text{MSB}} \text{...} x_{\text{LSB}} \\ \text{Cout}_{\text{MSB}} & \text{Cout}_{\text{LSB}} \\ 0...0\text{Cout}0...0\text{Cout} & 2^n \text{Cout} \\ 2^n \text{Cout} & 2^n \text{Cout} \\
\end{cases}$$

According to (13), OPU2 is used to generate $S_3$ and $S_4$. Considering (13), this unit does not require any hardware. To calculate $X(a)$ a modified adder is used. Due to the constant zero bits in $S_4$ and the place value of $\text{Cout}$ and the form of $x_1$, the modified adder is consists of $(n+1)$ FA’s in least significant bits (LSB) part and $(n-1)$ HA’s to calculate most significant bits (MSB) bits.
The following example illustrate the mentioned process.

**Example:**
Consider the moduli set \( \{2^n + 1, 2^n - 1, 2^m\} \) with \( n = 3 \) in two-part RNS. Therefore the moduli set is \( \{9, 7, 8\} \) and given residues are \( <8, 6, 7> \), we have \( x_1 = (1000)_2, x_2 = (110)_2 \) and \( x_5 = (111)_2 \).

According to Figure 1 and considering (7) and (10), \( S_1 = 011, S_2 = 011, S' \) and \( Cout \) will be computed as \( 011 + 011 = 0110 \).

Considering (13), by using OPU2 \( S_1 = 110110 \) and \( S_2 = 001000 \) are obtained. Therefore we have \( X(a) = 110110 + 001000 + 000000 = 111110 \).

Finally \( X = 111110 ||111 = 503 \) is obtained.

5. Performance Evaluation

In this part a comparison between the proposed reverse converter and the previous converters is done. To have a fair comparison both unit gate model [3], [14] and simulation is performed. Table 1 displays the required hardware and delay of the proposed converter in details.

<table>
<thead>
<tr>
<th>Parts</th>
<th>INV</th>
<th>FA</th>
<th>HA</th>
<th>XOR</th>
<th>Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPU1</td>
<td>n</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>( 1_{INV} + 1_{XOR} )</td>
</tr>
<tr>
<td>CPA</td>
<td>-</td>
<td>n-1</td>
<td>1</td>
<td>-</td>
<td>( 1_{HA} + (n-1)_{FA} )</td>
</tr>
<tr>
<td>OPU2</td>
<td>-</td>
<td>-</td>
<td>n-1</td>
<td>-</td>
<td>( (n-1)<em>{HA} + (n+1)</em>{FA} )</td>
</tr>
<tr>
<td>Modified Adder</td>
<td>-</td>
<td>n+1</td>
<td>n-1</td>
<td>-</td>
<td>( 1_{INV} + 1_{XOR} + (n)<em>{HA} + (2n)</em>{FA} )</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td>n</td>
<td>2n</td>
<td>n</td>
<td>1</td>
<td>( 1_{INV} + 1_{XOR} + (n)<em>{HA} + (2n)</em>{FA} )</td>
</tr>
</tbody>
</table>

Table 2 shows the required delay and hardware of the proposed converter and the converters in [3], [5], [6], [10]–[12] in terms of logic gates.
Table 2. Required delay and hardware in details

<table>
<thead>
<tr>
<th>Converter</th>
<th>Hardware requirements</th>
<th>Conversion delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Converter</td>
<td>( n \text{INV} + (2n) \text{AFA} + n \text{HA} + 1 \text{AOR} )</td>
<td>( 1 \text{INV} + 1 \text{XOR} + (n) \text{HA} + (2n) \text{MUX} )</td>
</tr>
<tr>
<td>[3] Area-efficient</td>
<td>( (5n) \text{INV} + (7n) \text{AFA} + (n-1) \text{AOR} \text{AND} + (2n+2) \text{AOR/XNOR} + 1 \text{MUX} )</td>
<td>( 3 \text{INV} + (7n+5) \text{MUX} )</td>
</tr>
<tr>
<td>[3] Delay-efficient</td>
<td>( (5n) \text{INV} + (7n) \text{AFA} + (n-1) \text{AOR} \text{AND} + (2n+2) \text{AOR/XNOR} + 1 \text{MUX} )</td>
<td>( 2 \text{INV} + (2n+1) \text{MUX} + 3 \text{MUX} + (n) \text{HA} + (2n+1) \text{MUX} + 1 \text{HER} )</td>
</tr>
<tr>
<td>[5]</td>
<td>( (4n+3) \text{INV} + (2n+1) \text{AFA} + (2n+2) \text{AOR/XNOR} + (4n) \text{MUX} + 1 \text{AOR} )</td>
<td>( 3 \text{INV} + (2n+1) \text{LOR} + 3 \text{MUX} + (n) \text{HA} + (2n+1) \text{MUX} + 1 \text{HER} )</td>
</tr>
<tr>
<td>[6]</td>
<td>( (2n+1) \text{INV} + (4n) \text{AFA} + (4n+4) \text{HA} + (2n+1) \text{MUX} )</td>
<td>( 1 \text{INV} + 1 \text{MUX} + (3) \text{HA} + (2n) \text{MUX} )</td>
</tr>
<tr>
<td>[10]</td>
<td>( (n+P) \text{AOR/XNOR} + (4n) \text{FA} + P \text{AOR} )</td>
<td>( 1 \text{LOR} + (4n+1) \text{MUX} )</td>
</tr>
<tr>
<td>[11]</td>
<td>( (n+1) \text{INV} + (5n+3) \text{AFA} + (n+1) \text{AOR/XNOR} )</td>
<td>( 1 \text{INV} + 6 \text{MUX} + (2n+1) \text{MUX} )</td>
</tr>
</tbody>
</table>
| [12]               | \( (4n-2k-2) \text{AOR/XNOR} + (4n-2k-4) \text{AOR/XNOR} \) | \( 6n-1 \) \text{MUX} \)

Table 3 displays unit gate area and delay for each logical component[3].

<table>
<thead>
<tr>
<th>Component</th>
<th>Unit gate Area</th>
<th>Unit gate Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>INV</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>FA</td>
<td>7</td>
<td>4</td>
</tr>
<tr>
<td>HA</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>XOR</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MUX2-1</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 4 illustrates the results of comparison based on unit gate model. Note that time complexity is the multiplication of unit gate area by unit gate delay.

<table>
<thead>
<tr>
<th>Converter</th>
<th>Unit gate area</th>
<th>Unit gate delay</th>
<th>Time complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed Converter</td>
<td>( 19n+2 )</td>
<td>( 10n+3 )</td>
<td>( 190n^2 + 77n + 6 )</td>
</tr>
<tr>
<td>[3] Area-efficient</td>
<td>( 63n+3 )</td>
<td>( 28n+23 )</td>
<td>( 1764n + 1533n + 69 )</td>
</tr>
<tr>
<td>[3] Delay-efficient</td>
<td>( 66n+6 )</td>
<td>( 24n+24 )</td>
<td>( 1584n^2 + 1728n + 144 )</td>
</tr>
<tr>
<td>[5]</td>
<td>( 32n+14 )</td>
<td>( 12n+17 )</td>
<td>( 384n^2 + 712n + 238 )</td>
</tr>
<tr>
<td>[6]</td>
<td>( 52n+20 )</td>
<td>( 8n+9 )</td>
<td>( 416n^2 + 628n + 180 )</td>
</tr>
<tr>
<td>[10]</td>
<td>( 30n+4p )</td>
<td>( 16n+5 )</td>
<td>( 480n^2 + 150n + 64np + 20p )</td>
</tr>
<tr>
<td>[11]</td>
<td>( 39n+25 )</td>
<td>( 24n+13 )</td>
<td>( 936n^2 + 1107n + 325 )</td>
</tr>
<tr>
<td>[12]</td>
<td>( 40n+8k-19 )</td>
<td>( 24n-4 )</td>
<td>( 960n^2 - 616n + 192nk - 32k + 76 )</td>
</tr>
</tbody>
</table>

As the results indicate, the proposed reverse converter has better time complexity comparing to the previous converters. The reason of this improvement is related to using two-part representation (comparing to [3], [10]–[12]). Also because of selecting appropriate order of modulus and using well-known lemmas, the proposed converter has been improved comparing to [5], [6].

To have an accurate comparison, FPGA simulation is done. The proposed converter in this paper and previously presented converters have been described in VHDL, with Xilinx ISE 13.1. Virtex5 is used and Device XCVLX220 ff1760-2 is chosen. Because of the different DR for moduli sets [3], [6], [10]–[12], to have a fair comparison the
As the results of simulation show, the proposed reverse converter has better area and time complexity comparing to all previously presented converters. The simplicity of proposed circuit, using two-part RNS and applying well known lemmas are the reasons of this improvement. Figure 2 is the RTL of proposed reverse converter for n=86.
6. Conclusion

In this paper a novel parallel RNS reverse converter is proposed for the moduli set \( \{2^n+1, 2^n, 2^n-1\} \). By using two-part technique and postponing the modularity operation in CPA with EAC, the complexity of proposed converter has been improved significantly compared to previous similar converters. Using less area in proposed reverse converter leads to consume less power and cost and because this step is necessary for all applications of RNS, the improvement of reverse converter, leads to decrease the complexity and cost of RNS system.

References


Low Complexity Converter for the Moduli

Sh. Taghipour Eivazi